INTEGRATED CIRCUITS

DATA SHEET

SAA7182A; SAA7183A Digital Video Encoder (EURO-DENC2)

Preliminary specification Supersedes data of 1996 Sep 11 File under Integrated Circuits, IC22





SAA7182A; SAA7183A

FEATURES

- Monolithic CMOS 3.3 V device with 5 V input stages
- Digital PAL/NTSC/SECAM encoder
- System pixel frequency 13.5 MHz
- Accepts MPEG decoded data on 8-bit wide input port.
 Input data format Cb, Y, Cr etc. "(CCIR 656)" or Y and Cb, Cr on 16 lines
- Three DACs for CVBS, Y and C operating at 27 MHz with 10 bit resolution
- Three DACs for RGB operating at 27 MHz with 9 bit resolution, RGB sync on CVBS and Y
- Analog multiplexing between internal RGB and external RGB on-chip
- · CVBS, Y, C and RGB output simultaneously
- Closed captioning and teletext encoding including sequencer and filter
- Line 23 wide screen signalling encoding
- On-chip Cr, Y, Cb to RGB dematrix, including gain adjustment for Y and Cr, Cb, optionally to be by-passed for Cr, Y, Cb output on RGB DACs
- Fast I2C-bus control port (400 kHz)
- · Encoder can be master or slave
- Programmable horizontal and vertical input synchronization phase
- · Programmable horizontal sync output phase
- Internal Colour Bar Generator (CBG)
- Overlay with Look-Up Tables (LUTs) 8 × 3 bytes
- Macrovision Pay-per-View copy protection system as option, also used for RGB output.



This applies to SAA7183A only. The device is protected by USA patent numbers 4631603, 4577216 and 4819098 and other intellectual property rights. Use of the Macrovision anti-copy process in the device is licensed for non-commercial home use only. Reverse engineering or disassembly is prohibited. Please contact your nearest Philips Semiconductor sales office for more information

- · Controlled rise/fall times of output syncs and blanking
- Down-mode of DACs
- PQFP80 or PLCC84 package.

GENERAL DESCRIPTION

The SAA7182A; SAA7183A encodes digital YUV video data to an NTSC, PAL, SECAM CVBS or S-Video signal and also RGB.

Optionally, the YUV to RGB dematrix can be by-passed providing the digital-to-analog converted Cb, Y, Cr signals instead of RGB.

The circuit accepts CCIR compatible YUV data with 720 active pixels per line in 4 : 2 : 2 multiplexed formats, for example MPEG decoded data. It includes a sync/clock generator and on-chip Digital-to-Analog Converters (DACs).

The circuit is compatible to the DIG-TV2 chip family.

ORDERING INFORMATION

TYPE		PACKAGE	
NUMBER	NAME	DESCRIPTION	VERSION
SAA7182AWP;	PLCC84	plastic leaded chip carrier; 84 leads	SOT189-2
SAA7183AWP	QFP80	plastic quad flat package; 80 leads (lead length 1.95 mm); body $14 \times 20 \times 2.8$ mm	SOT318-2

Digital Video Encoder (EURO-DENC2)

SAA7182A; SAA7183A


QUICK REFERENCE DATA

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V _{DDA3}	3.3 V analog supply voltage	3.1	3.3	3.5	V
V _{DDD3}	3.3 V digital supply voltage	3.0	3.3	3.6	V
V_{DDD5}	5 V digital supply voltage	4.75	5.0	5.25	V
I _{DDA}	analog supply current	_	_	110	mA
I _{DDD3}	3.3 V digital supply current	_	_	80	mA
I _{DDD5}	5 V digital supply current		_	10	mA
Vi	input signal voltage levels	TT			
V _{o(p-p)}	analog output signal voltages Y, C, CVBS and RGB without load (peak-to-peak value)		1.4	_	V
R _L	load resistance	75	_	300	Ω
ILE	LF integral linearity error	_	_	±2	LSB
DLE	LF differential linearity error	_	_	±1	LSB
T _{amb}	operating ambient temperature	0	_	+70	°C

Digital Video Encoder (EURO-DENC2)


SAA7182A; SAA7183A

BLOCK DIAGRAM



Digital Video Encoder (EURO-DENC2)

SAA7182A; SAA7183A



Digital Video Encoder (EURO-DENC2)

SAA7182A; SAA7183A

PINNING

SYMBOL		IN	
SYMBOL	PLCC84	QFP80	DESCRIPTION
RESET	1	73	Reset input, active LOW. After reset is applied, all digital I/Os are in input mode. The I ² C-bus receiver waits for the START condition.
n.c.	2	_	not connected
V _{SSD1}	3	6	digital ground 1
SA	4	75	The I ² C-bus slave address select input pin. LOW: slave address = 88H, HIGH = 8CH.
V _{DDD1}	5	13	digital supply voltage 1 (3.3 V)
OVL2	6	77	
OVL1	7	78	3-bit overlay data input. This is the index for the internal look-up table.
OVL0	8	79	
KEY	9	80	Key input for OVL. When HIGH it selects OVL input.
DP0	10	1	
DP1	11	2	Lower 4 bits of the data port. Input for multiplexed Cb, Cr data if 16 line input mode
DP2	12	3	is used.
DP3	13	4	
V _{DDD2}	14	5	digital supply voltage 2 (5 V)
V _{SSD2}	15	14	digital ground 2
DP4	16	7	
DP5	17	8	Upper 4 bits of the data port. Input for multiplexed Cb, Cr data if 16 line input mode
DP6	18	9	is used.
DP7	19	10	
TTXRQ	20	11	Teletext request output, indicating when bit stream is valid.
TTX	21	12	Teletext bit stream input.
V _{DDD3}	22	28	digital supply voltage 3 (3.3 V)
n.c.	23	_	not connected
V _{SSD3}	24	20	digital ground 1
MP7	25	15	
MP6	26	16	Upper 4 bits of MPEG port. It is an input for " <i>CCIR 656</i> " style multiplexed Cb, Y, Cr
MP5	27	17	data, or for Y data only, if 16 line input mode is used.
MP4	28	18	
V _{DDD4}	29	19	digital supply voltage 4 (5 V)
V _{SSD4}	30	29	digital ground 4
MP3	31	21	
MP2	32	22	Lower 4 bits of MPEG port. It is an input for " <i>CCIR 656</i> " style multiplexed Cb, Y, Cr
MP1	33	23	data, or for Y data only, if 16 line input mode is used.
MP0	34	24	
RCV1	35	25	Raster Control 1 for video port. This pin receives/provides a VS/FS/FSEQ signal.
RCV2	36	26	Raster Control 2 for video port. This pin provides an HS pulse of programmable length or receives an HS pulse.

Digital Video Encoder (EURO-DENC2)

SAA7182A; SAA7183A


PIN		IN	DESCRIPTION						
SYMBOL	PLCC84	QFP80	DESCRIPTION						
RTCI	37	27	Real Time Control input. If the LLC clock is provided by an SAA7111 or SAA7151B, RTCI should be connected to the RTCO pin of the respective decoder to improve the signal quality.						
V_{DDD5}	38	68	digital supply voltage 5 (3.3 V)						
V _{SSD5}	39	39	digital ground 5						
n.c.	40	40	not connected						
n.c.	41	_	not connected						
V _{SSD6}	42	31	digital ground 6 for oscillator						
n.c.	43	30	not connected						
XTALI	44	32	Crystal oscillator input (from crystal). If the oscillator is not used, this pin should be connected to ground.						
XTALO	45	33	Crystal oscillator output (to crystal).						
V _{DDD6}	46	34	digital supply voltage 6 for oscillator (3.3 V)						
CREF	47	35	Clock Reference signal. This is the clock qualifier for DIG-TV2 compatible signals.						
LLC	48	36	Line-Locked Clock. This is the 27 MHz master clock for the encoder. The I/O direction is set by the CDIR pin.						
V _{DDD7}	49	37	digital supply voltage 7 (5 V)						
CDIR	50	38	Clock direction. If CDIR input is HIGH, the circuit receives a clock and optional CREF signal, otherwise if CDIR is LOW, CREF and LLC are generated by the internal crystal oscillator.						
V _{SSD7}	51	67	digital ground 7						
V _{SSA1}	52	41	Analog ground 1 for the DACs.						
TESTC	53	42	Analog test pin. Leave open-circuit for normal operation.						
V _{DDA1}	54	43	Analog supply voltage 1 for the RGB DACs (3.3 V).						
BLUE	55	44	Analog output of the BLUE component.						
BI	56	45	Analog input that can be switched to BLUE when SELI = HIGH.						
V_{DDA2}	57	46	Analog supply voltage 2 for RGB DACs (3.3 V).						
GREEN	58	47	Analog output of GREEN component.						
GI	59	48	Analog input that can be switched to GREEN when SELI = HIGH.						
V _{DDA3}	60	49	Analog supply voltage 3 for RGB DACs (3.3 V).						
RED	61	50	Analog output of RED component.						
RI	62	51	Analog input that can be switched to RED when SELI = HIGH.						
V _{DDA4}	63	52	Analog supply voltage 4 for DACs (3.3 V).						
V _{DDA5}	64	53	Analog supply voltage 5 for DACs (3.3 V).						
SELI	65	54	Select analog input. Digital-to-analog converted RGB output when SELI = LOW; RI, GI and BI output when SELI = HIGH.						
n.c.	66	_	not connected						
V _{SSA2}	67	55	Analog ground 2 for the DACs.						
V _{DDA6}	68	56	Analog supply voltage 6 for DACs (3.3 V).						
CHROMA	69	57	Analog output of the chrominance signal.						
V _{DDA7}	70	58	Analog supply voltage 7 for the Y/C/CVBS DACs (3.3 V).						

Digital Video Encoder (EURO-DENC2)

SAA7182A; SAA7183A


CVMDOL	PIN		DESCRIPTION
SYMBOL	PLCC84	QFP80	DESCRIPTION
Υ	71	59	Analog output of VBS signal.
V _{DDA8}	72	60	Analog supply voltage 8 for the Y/C/CVBS DACs.
CVBS	73	61	Analog output of the CVBS signal.
V_{DDA9}	74	62	Analog supply voltage 9 for the Y/C/CVBS DACs.
TESTB	75	63	Analog test pin. Leave open-circuit for normal operation.
V _{SSA3}	76	64	Analog ground 3 for the DACs.
AP	77	65	Test pin. Connected to digital ground for normal operation.
SP	78	66	Test pin. Connected to digital ground for normal operation.
V _{SSD8}	79	69	digital ground 8
V _{DDD8}	80	76	digital supply voltage 8 (3.3 V)
V _{SSD9}	81	74	digital ground 9
V _{DDD9}	82	70	digital supply voltage 9 (5 V)
SCL	83	71	I ² C-bus serial clock input.
SDA	84	72	I ² C-bus serial data input/output.

SAA7182A; SAA7183A



Digital Video Encoder (EURO-DENC2)

SAA7182A; SAA7183A



Digital Video Encoder (EURO-DENC2)

SAA7182A; SAA7183A

FUNCTIONAL DESCRIPTION

The digital video encoder (EURO-DENC2) encodes digital luminance and colour difference signals into analog CVBS and simultaneously S-Video signals. NTSC-M, PAL B/G, SECAM standards and sub-standards are supported.

Both interlaced and non-interlaced operation is possible for all standards.

In addition, the de-matrixed Y, Cb, and Cr input is available on three separate analog outputs as RED, GREEN and BLUE. Under software control the dematrix can be by-passed to output digital-to-analog converted Cr, Y, and Cb signals on RGB outputs. Separate digital gain adjustment for luminance and colour difference signals is available.

Analog on-chip multiplexing between internal digital-to-analog converted RGB and external RI, GI and BI signals is also supported.

The basic encoder function consists of subcarrier generation, colour modulation and insertion of synchronization signals. Luminance and chrominance signals are filtered in accordance with the standard requirements of "RS-170-A" and "CCIR 624".

For ease of analog post filtering the signals are twice oversampled with respect to the pixel clock before digital-to-analog conversion.

For total filter transfer characteristics see Figs 5, 6, 7, 8, 9 and 10. The DACs for Y, C, and CVBS are realized with full 10-bit resolution, DACs for RGB are with 9-bit resolution.

The MPEG port (MP) accept 8 line multiplexed Cb, Y, Cr data.

The 8-bit multiplexed Cb-Y-Cr formats are "CCIR 656" (D1 format) compatible, but the SAV and EAV codes can be decoded optionally, when the device is to operate in slave mode.

Alternatively, 8-bits Y on MP port and 8-bit multiplexed Cb, Cr on DP port can be chosen as input.

A crystal-stable master clock (LLC) of 27 MHz, which is twice the CCIR line-locked pixel clock of 13.5 MHz, needs to be supplied externally. Optionally, a crystal oscillator input/output pair of pins and an on-chip clock driver is provided.

It is also possible to connect a Philips Digital Video Decoder (SAA7111 or SAA7151B) in conjunction with a CREF clock qualifier to EURO-DENC2. Via the RTCI pin, connected to RTCO of a decoder, information concerning

actual subcarrier, PAL-ID, and if connected to SAA7111, definite subcarrier phase can be inserted.

The EURO-DENC2 synthesizes all necessary internal signals, colour subcarrier frequency, and synchronization signals, from that clock.

European teletext encoding is supported if an appropriate teletext bitstream is applied to the TTX pin.

Wide screen signalling data can be loaded via the I²C-bus, and is inserted into line 23 for standards using 50 Hz field rate

The IC also contains Closed Caption and Extended Data Services Encoding (Line 21), and supports anti-taping signal generation in accordance with Macrovision; it also supports overlay via KEY and three control bits by a 24×8 LUT.

A number of possibilities are provided for setting different video parameters such as:

Black and blanking level control

Colour subcarrier frequency

Variable burst amplitude etc.

During reset (\overline{RESET} = LOW) and after reset is released, all digital I/O stages are set to input mode. A reset forces the I²C-bus interface to abort any running bus transfer and sets register 3A to 03H, register 61 to 06H and registers 6BH and 6EH to 00H. All other control registers are not influenced by a reset.

Data manager

In the data manager, real time arbitration on the data stream to be encoded is performed.

Depending on the polarity of pin KEY, the MP input (or MP/DP input) or OVL input are selected to be encoded to CVBS and Y/C signals, and output as RGB.

KEY controls OVL entries of a programmable LUT for encoded signals and for RGB output. The common KEY switching signal can be disabled by software for the signals to be encoded (Y, C and CVBS), such that OVL will appear on RGB outputs, but not on Y, C and CVBS.

OVL input under control of KEY can be also used to insert decoded teletext information or other on-screen data.

Optionally, the OVL colour LUTs located in this block, can be read out in a pre-defined sequence (8 steps per active video line), achieving, for example, a colour bar test pattern generator without need for an external data source. The colour bar function is only under software control.

SAA7182A; SAA7183A

Encoder

VIDEO PATH

The encoder generates out of Y, U and V baseband signals luminance and colour subcarrier output signals, suitable for use as CVBS or separate Y and C signals.

Luminance is modified in gain and in offset (latter programmable in a certain range to enable different black level set-ups). After having been inserted a fixed synchronization level, in accordance with standard composite synchronization schemes, and blanking level, programmable also in a certain range to allow for manipulations with Macrovision anti-taping, additional insertion of AGC super-white pulses, programmable in height, is supported.

In order to enable easy analog post filtering, luminance is interpolated from 13.5 MHz data rate to 27 MHz data rate, providing luminance in 10-bit resolution. This filter is also used to define smoothed transients for synchronization pulses and blanking period. For transfer characteristic of the luminance interpolation filter see Figs 7 and 8.

Chrominance is modified in gain (programmable separately for U and V), standard dependent burst is inserted, before baseband colour signals are interpolated from 6.75 MHz data rate to 27 MHz data rate. One of the interpolation stages can be bypassed, thus providing a higher colour bandwidth, which can be made use of for Y and C output. For transfer characteristics of the chrominance interpolation filter see Figs 5 and 6.

The amplitude of inserted burst is programmable in a certain range, suitable for standard signals and for special effects. Behind the succeeding quadrature modulator, colour in 10-bit resolution is provided on subcarrier.

The numeric ratio between Y and C outputs is in accordance with set standards.

TELETEXT INSERTION AND ENCODING

Pin TTX receives a teletext bitstream sampled at the LLC clock, each teletext bit is carried by four or three LLC samples.

Phase variant interpolation is achieved on this bitstream in the internal teletext encoder, providing sufficient small phase jitter on the output text lines.

TTXRQ provides a fully programmable request signal to the teletext source, indicating the insertion period of bitstream at lines selectable independently for both fields. The internal insertion window for text is set to 360 teletext bits including clock run-in bits. For protocol and timing see Fig.19.

CLOSED CAPTION ENCODER

Using this circuit, data in accordance with the specification of Closed Caption or Extended Data Service, delivered by the control interface, can be encoded (Line 21). Two dedicated pairs of bytes (two bytes per field), each pair preceded by run-in clocks and framing code, are possible.

The actual line number where data is to be encoded in, can be modified in a certain range.

Data clock frequency is in accordance with definition for NTSC-M standard 32 times horizontal line frequency.

Data LOW at the output of the DACs corresponds to 0 IRE, data HIGH at the output of the DACs corresponds to approximately 50 IRE.

It is also possible to encode Closed Caption Data for 50 Hz field frequencies at 32 times horizontal line frequency.

ANTI-TAPING (SAA7183A ONLY)

For more information contact your nearest Philips Semiconductors sales office.

RGB processor

This block contains a dematrix in order to produce RED, GREEN and BLUE signals to be fed to a SCART plug.

Before Y, Cb and Cr signals are de-matrixed, individual gain adjustment for Y and colour difference signals and 2 times oversampling for luminance and 4 times oversampling for colour difference signals is performed. For transfer curves of luminance and colour difference components of RGB see Figs 9 and 10.

SECAM processor

SECAM specific pre-processing is achieved in this block by a pre-emphasis of colour difference signals (for gain and phase see Figs 11 and 12).

A baseband frequency modulator with a reference frequency shifted from 4.286 MHz to DC carries out SECAM modulation in accordance with appropriate standard or optionally wide clipping limits.

After the HF pre-emphasis, also applied on a DC reference carrier (anti-Cloche filter; see Figs 13 and 14), line-by-line sequential carriers with black reference of 4.25 MHz (Db) and 4.40625 MHz (Dr) are generated using specified values for FSC programming bytes.

Alternating phase reset in accordance with SECAM standard is carried out automatically. During vertical blanking the so-called bottle pulses are not provided.

Digital Video Encoder (EURO-DENC2)

SAA7182A; SAA7183A

Output interface/DACs

In the output interface encoded both Y and C signals are converted from digital-to-analog in 10-bit resolution. Y and C signals are also combined to a 10-bit CVBS signal.

The CVBS output occurs with the same processing delay as the Y and C outputs. Absolute amplitudes at the input of the DAC for CVBS is reduced by $^{15}/_{16}$ with respect to Y and C DACs to make maximum use of conversion ranges.

RED, GREEN and BLUE signals are also converted from digital-to-analog, each providing a 9-bit resolution. It is also possible to feed through three external analog RGB signals at pins RI, BI and GI when pin SELI = HIGH

Outputs of the DACs can be set together in two groups via software control to minimum output voltage for either purpose.

Synchronization

Synchronization of the EURO-DENC2 is able to operate in two modes; slave mode and master mode.

In the slave mode, the circuit accepts synchronization pulses at the bidirectional RCV1 port. The timing and trigger behaviour related to RCV1 can be influenced by programming the polarity and on-chip delay of RCV1. Active slope of RCV1 defines the vertical phase and optionally the odd/even and colour frame phase to be initialized, it can be also used to set the horizontal phase.

If the horizontal phase is not to be influenced by RCV1, a horizontal pulse needs to be supplied at the RCV2 pin. Timing and trigger behaviour can also be influenced for RCV2.

If there are missing pulses at RCV1 and/or RCV2, the time base of EURO-DENC2 runs free, thus an arbitrary number of synchronization slopes may miss, but no additional pulses (with the incorrect phase) must occur.

If the vertical and horizontal phase is derived from RCV1, RCV2 can be used for horizontal or composite blanking input or output.

Alternatively, the device can be triggered by auxiliary codes in a *CCIR* 656 data stream at the MP port

In the master mode, the time base of the circuit continuously runs free. On the RCV1 port, the IC can output:

- A Vertical Sync signal (VS) with 3 or 2.5 lines duration, or;
- An ODD/EVEN signal which is LOW in odd fields, or;
- A field sequence signal (FSEQ) which is HIGH in the first of 4, 8, 12 fields respectively.

On the RCV2 port, the IC can provide a horizontal pulse with programmable start and stop phase; this pulse can be inhibited in the vertical blanking period to build up, for example, a composite blanking signal.

The polarity of both RCV1 and RCV2 is selectable by software control.

The length of a field and the start and end of its active part can be programmed. The active part of a field always starts at the beginning of a line.

I²C-bus interface

The I²C-bus interface is a standard slave transceiver, supporting 7-bit slave addresses and 400 kbits/s guaranteed transfer rate. It uses 8-bit subaddressing with an auto-increment function. All registers are write only, except one readable status byte.

Two I²C-bus slave addresses are selected:

88H: LOW at pin SA 8CH: HIGH at pin SA.

Input levels and formats

EURO-DENC2 expects digital Y, Cb, Cr data with levels (digital codes) in accordance with "CCIR 601".

For C and CVBS outputs, deviating amplitudes of the colour difference signals can be compensated by independent gain control setting, while gain for luminance is set to predefined values, distinguishable for 7.5 IRE set-up or without set-up.

For RGB outputs variable amplification of the Y, Cb and Cr components is provided, enabling adjustment of contrast and colour saturation in certain range.

Reference levels are measured with a colour bar, 100% white, 100% amplitude and 100% saturation.

Digital Video Encoder (EURO-DENC2)

SAA7182A; SAA7183A

Table 1 "CCIR 601" signal component levels

COLOUR	SIGNALS ⁽¹⁾										
COLOUR	Υ	Cb	Cr	R ⁽²⁾	G ⁽²⁾	B ⁽²⁾					
White	235	128	128	235	235	235					
Yellow	210	16	146	235	235	16					
Cyan	170	166	16	16	235	235					
Green	145	54	34	16	235	16					
Magenta	106	202	222	235	16	235					
Red	81	90	240	235	16	16					
Blue	41	240	110	16	16	235					
Black	16	128	128	16	16	16					

Notes

- 1. Transformation:
 - a) $R = Y + 1.3707 \times (Cr 128)$
 - b) $G = Y 0.3365 \times (Cb 128) 0.6982 \times (Cr 128)$
 - c) $B = Y + 1.7324 \times (Cb 128)$.
- 2. Representation of R, G and B (or Cr, Y and Cb) at the output is 9 bits at 27 MHz.

Table 2 8-bit multiplexed format (similar to "CCIR 601")

TIME		BITS									
TIME	0	1	2	2	4	5	6	7			
Sample	Cb ₀	Y ₀	Cr ₀	Y ₁	Cb ₂	Y ₂	Cr ₂	Y ₃			
Luminance pixel number	0		1		:	2	3				
Colour pixel number		()			2	2				

Table 3 16-bit multiplexed format (DTV2 format)

TIME		BITS								
IIIVIE	0	1	2	3	4	5	6	7		
Sample Y line	Y	Y ₀		Y ₁		Y ₂		Y ₃		
Sample UV line	С	Cb ₀		Cr ₀		Cb ₂		r ₂		
Luminance pixel number	(0		1		2		3		
Colour pixel number)		:	2			

SAA7182A; SAA7183A

Bit allocation map

 Table 4
 Slave receiver (slave address 88H or 8CH)

REGISTER FUNCTION	SUB	DATA BYTE							
REGISTER FUNCTION	ADDRESS	D7	D6	D5	D4	D3	D2	D1	D0
Null	00	0	0	0	0	0	0	0	0
		•	•	\	•	•	•	•	•
Null	25	0	0	0	0	0	0	0	0
Wide screen signal	26	WSS7	WSS6	WSS5	WSS4	WSS3	WSS2	WSS1	WSS0
Wide screen signal	27	WSSON	0	WSS13	WSS12	WSS11	WSS10	WSS9	WSS8
Null	28	0	0	0	0	0	0	0	0
	•	•		\	•		•	•	
Null	37	0	0	0	0	0	0	0	0
Gain Y for RGB	38	0	0	0	GY4	GY3	GY2	GY1	GY0
Gain CD for RGB	39	0	0	0	GCD4	GCD3	GCD2	GCD1	GCD0
Input port control	3A	CBENB	DISKEY	PCREF	SYMP	DEMOFF	FMT16	Y2C	UV2C
OVL LUT Y0	42	OVLY07	OVLY06	OVLY05	OVLY04	OVLY03	OVLY02	OVLY01	OVLY00
OVL LUT U0	43	OVLU07	OVLU06	OVLU05	OVLU04	OVLU03	OVLU02	OVLU01	OVLU00
OVL LUT V0	44	OVLV07	OVLV06	OVLV05	OVLV04	OVLV03	OVLV02	OVLV01	OVLV00
	•			\			•		
OVL LUT Y7	57	OVLY77	OVLY76	OVLY75	OVLY74	OVLY73	OVLY72	OVLY71	OVLY70
OVL LUT U7	58	OVLU77	OVLU76	OVLU75	OVLU74	OVLU73	OVLU72	OVLU71	OVLU70
OVL_LUT_V7	59	OVLV77	OVLV76	OVLV75	OVLV74	OVLV73	OVLV72	OVLV71	OVLV70
Chrominance phase	5A	CHPS7	CHPS6	CHPS5	CHPS4	CHPS3	CHPS2	CHPS1	CHPS0
Gain U	5B	GAINU7	GAINU6	GAINU5	GAINU4	GAINU3	GAINU2	GAINU1	GAINU0
Gain V	5C	GAINV7	GAINV6	GAINV5	GAINV4	GAINV3	GAINV2	GAINV1	GAINV0
Gain U MSB, black level	5D	GAINU8	0	BLCKL5	BLCKL4	BLCKL3	BLCKL2	BLCKL1	BLCKL0
Gain V MSB, blanking level, decoder type	5E	GAINV8	DECTYP	BLNNL5	BLNNL4	BLNNL3	BLNNL2	BLNNL1	BLNNL0
CCR, blanking level VBI	5F	CCRS1	CCRS0	BLNVB5	BLNVB4	BLNVB3	BLNVB2	BLNVB1	BLNVB0
Null	60	0	0	0	0	0	0	0	0
Standard control	61	DOWNB	DOWNA	INPI	YGS	SECAM	SCBW	PAL	FISE
Burst amplitude	62	RTCE	BSTA6	BSTA5	BSTA4	BSTA3	BSTA2	BSTA1	BSTA0
Subcarrier 0	63	FSC07	FSC06	FSC05	FSC04	FSC03	FSC02	FSC01	FSC00

SAA7182A; SAA7183A

DECICTED FUNCTION	SUB				DATA	BYTE			
REGISTER FUNCTION	ADDRESS	D7	D6	D5	D4	D3	D2	D1	D0
Subcarrier 1	64	FSC15	FSC14	FSC13	FSC12	FSC11	FSC10	FSC09	FSC08
Subcarrier 2	65	FSC23	FSC22	FSC21	FSC20	FSC19	FSC18	FSC17	FSC16
Subcarrier 3	66	FSC31	FSC30	FSC29	FSC28	FSC27	FSC26	FSC25	FSC24
Line 21 odd 0	67	L21007	L21O06	L21O05	L21004	L21O03	L21002	L21001	L21O00
Line 21 odd 1	68	L21017	L21O16	L21O15	L21014	L21O13	L21012	L21011	L21O10
Line 21 even 0	69	L21E07	L21E06	L21E05	L21E04	L21E03	L21E02	L21E01	L21E00
Line 21 even 1	6A	L21E17	L21E16	L21E15	L21E14	L21E13	L21E12	L21E11	L21E10
RCV port control	6B	SRCV11	SRCV10	TRCV2	ORCV1	PRCV1	CBLF	ORCV2	PRCV2
Trigger control	6C	HTRIG7	HTRIG6	HTRIG5	HTRIG4	HTRIG3	HTRIG2	HTRIG1	HTRIG0
Trigger control	6D	HTRIG10	HTRIG9	HTRIG8	VTRIG4	VTRIG3	VTRIG2	VTRIG1	VTRIG0
Multi control	6E	SBLBN	0	PHRES1	PHRES0	0	0	FLC1	FLCO
Closed caption/teletext control	6F	CCEN1	CCEN0	TTXEN	CCLN4	CCLN3	CCLN2	CCLN1	CCLN0
RCV2 output start	70	RCV2S7	RCV2S6	RCV2S5	RCV2S4	RCV2S3	RCV2S2	RCV2S1	RCV2S0
RCV2 output end	71	RCV2E7	RCV2E6	RCV2E5	RCV2E4	RCV2E3	RCV2E2	RCV2E1	RCV2E0
MSBs RCV2 output	72	0	RCV2E10	RCV2E9	RCV2E8	0	RCV2S10	RCV2S9	RCV2S8
TTX request H start	73	TTXHS7	TTXHS6	TTXHS5	TTXHS4	TTXHS3	TTXHS2	TTXHS1	TTXHS0
TTX request H end	74	TTXHE7	TTXHE6	TTXHE5	TTXHE4	TTXHE3	TTXHE2	TTXHE1	TTXHE0
MSBs TTX request H	75	0	TTXHE10	TTXHE9	TTXHE8	0	TTXHS10	TTXHS9	TTXHS8
TTX odd request V S	76	TTXOVS7	TTXOVS6	TTXOVS5	TTXOVS4	TTXOVS3	TTXOVS2	TTXOVS1	TTXOVS0
TTX odd request V E	77	TTXOVE7	TTXOVE6	TTXOVE5	TTXOVE4	TTXOVE3	TTXOVE2	TTXOVE1	TTXOVE0
TTX even request V S	78	TTXEVS7	TTXEVS6	TTXEVS5	TTXEVS4	TTXEVS3	TTXEVS2	TTXEVS1	TTXEVS0
TTX even request V E	79	TTXEVE7	TTXEVE6	TTXEVE5	TTXEVE4	TTXEVE3	TTXEVE2	TTXEVE1	TTXEVE0
First active line	7A	FAL7	FAL6	FAL5	FAL4	FAL3	FAL2	FAL1	FAL0
Last active line	7B	LAL7	LAL6	LAL5	LAL4	LAL3	LAL2	LAL1	LAL0
MSB vertical	7C	0	LAL8	0	FAL8	TTXEVE8	TTXOVE8	TTXEVS8	TTXOVS8
Null	7D	0	0	0	0	0	0	0	0
Disable TTX line	7E	LINE15	LINE14	LINE13	LINE12	LINE11	LINE10	LINE9	LINE8
Disable TTX line	7F	LINE23	LINE22	LINE21	LINE20	LINE19	LINE18	LINE17	LINE16

Digital Video Encoder (EURO-DENC2)

SAA7182A; SAA7183A

I²C-bus format

Table 5 I²C-bus address; see Table 6

S SLAVE ADDRESS ACK SUBADDRESS ACK DATA 0 ACK DATA n ACK
--

Table 6 Explanation of Table 5

PART	DESCRIPTION
S	START condition
Slave address	1 0 0 0 1 0 0 X or 1 0 0 0 1 1 0 X (note 1)
ACK	acknowledge, generated by the slave
Subaddress (note 2)	subaddress byte
DATA	data byte
	continued data bytes and ACKs
Р	STOP condition

Notes

- 1. X is the read/write control bit; X = logic 0 is order to write; X = logic 1 is order to read, no subaddressing with read.
- 2. If more than 1 byte DATA is transmitted, then auto-increment of the subaddress is performed.

Slave Receiver

Table 7 Subaddress 26 and 27

DATA BYTE	LOGIC LEVEL	DESCRIPTION
WSS0 to WSS13	_	Wide Screen Signalling bits
		3 to 0 = aspect ratio
		7 to 4 = enhanced services
		10 to 8 = subtitles
		13 to 11 = reserved
WSSON	0	wide screen signalling output is disabled
	1	wide screen signalling output is enabled

Table 8 Subaddress 38 and 39

DATA BYTE	DESCRIPTION	
GY0 to GY4	Gain luminance of RGB (Cr, Y and Cb) output, ranging from $(1 - \frac{16}{32})$ to $(1 + \frac{15}{32})$. Suggested nominal value = -6 (11010b), depending on external application.	
GCD0 to GCD4	Gain Colour Difference of RGB (Cr, Y and Cb) output, ranging from $(1 - \frac{16}{32})$ to $(1 + \frac{15}{32})$. Suggested nominal value = -6 (11010b), depending on external application.	

Digital Video Encoder (EURO-DENC2)

SAA7182A; SAA7183A

Table 9 Subaddress 3A

DATA BYTE	LOGIC LEVEL	DESCRIPTION
UV2C	0	Cb, Cr data are two's complement.
	1	Cb, Cr data are straight binary. Default after reset.
Y2C	0	Y data is two's complement.
	1	Y data is straight binary. Default after reset.
FMT16	0	Selects Cb, Y, Cr and Y on 8 lines on MP port ("CCIR 656" compatible). Default after reset.
	1	Selects Cb and Cr on DP port and Y on MP port.
DEMOFF	0	Y, Cb and Cr for RGB dematrix is active. Default after reset.
	1	Y, Cb and Cr for RGB dematrix is bypassed.
SYMP	0	Horizontal and vertical trigger is taken from RCV2 and RCV1 respectively. Default after reset.
	1	Horizontal and vertical trigger is decoded out of "CCIR 656" compatible data at MP port.
PCREF	0	Normal polarity of CREF for DIG-TV2 compatible input signals.
	1	Inverted polarity of CREF for DIG-TV2 compatible input signals.
DISKEY	0	OVL keying enabled for Y, C and CVBS outputs. Default after reset.
	1	OVL keying disabled for Y, C and CVBS outputs.
CBENB	0	Data from input ports is encoded. Default after reset.
	1	Colour bar with programmable colours (entries of OVL_LUTs) is encoded. The LUTs are read in upward order from index 0 to index 7.

Digital Video Encoder (EURO-DENC2)

SAA7182A; SAA7183A

Table 10 Subaddress 42 to 59

COLOUR		DATA BYTE(1)		INDEX(2)
COLOUR	OVLY	OVLU	OVLV	- INDEX ⁽²⁾
White	107 (6BH)	0 (00H)	0 (00H)	0
	107 (6BH)	0 (00H)	0 (00H)	
Yellow	82 (52H)	144 (90H)	18 (12H)	1
	34 (22H)	172 (ACH)	14 (0EH)	
Cyan	42 (2AH)	38 (26H)	144 (90H)	2
	03 (03H)	29 (1DH)	172 (ACH)	
Green	17 (11H)	182 (B6H)	162 (A2H)	3
	240 (F0H)	200 (C8H)	185 (B9H)	
Magenta	234 (EAH)	74 (4AH)	94 (5EH)	4
	212 (D4H)	56 (38H)	71 (47H)	
Red	209 (D1H)	218 (DAH)	112 (70H)	5
	193 (C1H)	227 (E3H)	84 (54H)	
Blue	169 (A9H)	112 (70H)	238 (EEH)	6
	163 (A3H)	84 (54H)	242 (F2H)	
Black	144 (90H)	0 (00H)	0 (00H)	7
	144 (90H)	0 (00H)	0 (00H)	

Notes

- 1. Contents of OVL look-up tables. All 8 entries are 8-bits. Data representation is in accordance with "CCIR 601" (Y, Cb and Cr), but two's complement, e.g. for a $^{100}/_{100}$ (upper number) or $^{100}/_{75}$ (lower number) colour bar.
- 2. For normal colour bar with CBENB = logic 1.

Table 11 Subaddress 5A

DATA BYTE(1)	VALUE	RESULT
CHPS	tbf	PAL-B/G and data from input ports
	tbf	PAL-B/G and data from look-up table
	tbf	NTSC-M and data from input ports
	tbf	NTSC-M and data from look-up table

Note

1. Phase of encoded colour subcarrier (including burst) relative to horizontal sync. Can be adjusted in steps of 360/256 degrees.

Digital Video Encoder (EURO-DENC2)

SAA7182A; SAA7183A

Table 12 Subaddress 5B and 5D

DATA BYTE	DESCRIPTION	CONDITIONS	REMARKS
GAINU	variable gain for Cb signal;	white-to-black = 92.5 IRE(1)	
	input representation	GAINU = 0	output subcarrier of U contribution = 0
	accordance with "CCIR 601"	GAINU = 118 (76H)	output subcarrier of U contribution = nominal
		white-to-black = 100 IRE(2)	
		GAINU = 0	output subcarrier of U contribution = 0
		GAINU = 125 (7DH)	output subcarrier of U contribution = nominal
	nominal GAINU for SECAM encoding	value = 106 (6AH)	

Notes

- 1. GAINU = $-2.17 \times$ nominal to $+2.16 \times$ nominal.
- 2. GAINU = $-2.05 \times$ nominal to $+2.04 \times$ nominal.

Table 13 Subaddress 5C and 5E

DATA BYTE	DESCRIPTION	CONDITIONS	REMARKS
GAINV	variable gain for Cr signal;	white-to-black = 92.5 IRE(1)	
	input representation	GAINV = 0	output subcarrier of V contribution = 0
	accordance with "CCIR 601"	GAINV = 165 (A5H)	output subcarrier of V contribution = nominal
		white-to-black = 100 IRE(2)	
		GAINV = 0	output subcarrier of V contribution = 0
		GAINV = 175 (AFH)	output subcarrier of V contribution = nominal
	nominal GAINV for SECAM encoding	value = -129 (17FH)	

Notes

- 1. GAINV = $-1.55 \times$ nominal to $+1.55 \times$ nominal.
- 2. GAINV = $-1.46 \times$ nominal to $+1.46 \times$ nominal.

Table 14 Subaddress 5D

DATA BYTE	DESCRIPTION	CONDITIONS	REMARKS
BLCKL	variable black level; input	white-to-sync = 140 IRE ⁽¹⁾	
	representation accordance with "CCIR 601"	BLCKL = 0	output black level = 24 IRE
		BLCKL = 63 (3FH)	output black level = 49 IRE
		white-to-sync = 143 IRE(2)	
		BLCKL = 0	output black level = 24 IRE
		BLCKL = 63 (3FH)	output black level = 50 IRE

Notes

- 1. Output black level/IRE = BLCKL × 25/63 + 24; recommended value: BLCKL = 60 (3CH) normal.
- 2. Output black level/IRE = $BLCKL \times 26/63 + 24$; recommended value: BLCKL = 45 (2DH) normal.

Digital Video Encoder (EURO-DENC2)

SAA7182A; SAA7183A

Table 15 Subaddress 5E

DATA BYTE	DESCRIPTION	CONDITIONS	REMARKS
BLNNL	variable blanking level	white-to-sync = 140 IRE ⁽¹⁾	
		BLNNL = 0	output blanking level = 17 IRE
		BLNNL = 63 (3FH)	output blanking level = 42 IRE
		white-to-sync = 143 IRE ⁽²⁾	
		BLNNL = 0	output blanking level = 17 IRE
		BLNNL = 63 (3FH)	output blanking level = 43 IRE
DECTYP	RTCI	logic 0	real time control input from SAA7151B
		logic 1	real time control input from SAA7111

Notes

- 1. Output black level/IRE = $BLNNL \times 25/63 + 17$; recommended value: BLNNL = 58 (3AH) normal.
- 2. Output black level/IRE = $BLNNL \times 26/63 + 17$; recommended value: BLNNL = 63 (3FH) normal.

Table 16 Subaddress 5F

DATA BYTE	DESCRIPTION
BLNVB	variable blanking level during vertical blanking interval is typically identical to value of BLNNL
CCRS	select cross colour reduction filter in luminance; see Table 17

Table 17 Logic levels and function of CCRS

CCRS1	CCRS0	FUNCTION
0	0	no cross colour reduction; for overall transfer characteristic of luminance see Fig.7
0	1	cross colour reduction #1 active; for overall transfer characteristic see Fig.7
1	0	cross colour reduction #2 active; for overall transfer characteristic see Fig.7
1	1	cross colour reduction #3 active; for overall transfer characteristic see Fig.7

Digital Video Encoder (EURO-DENC2)

SAA7182A; SAA7183A

Table 18 Subaddress 61:

DATA BYTE	LOGIC LEVEL	DESCRIPTION	
FISE 0		864 total pixel clocks per line; default after reset	
	1	858 total pixel clocks per line	
PAL	0	NTSC encoding (non-alternating V component)	
	1	PAL encoding (alternating V component); default after reset	
SCBW	0	enlarged bandwidth for chrominance encoding (for overall transfer characteristic of chrominance in baseband representation see Figs 5 and 6); wide clipping for SECAM	
	1	standard bandwidth for chrominance encoding (for overall transfer characteristic of chrominance in baseband representation see Figs 5 and 6); default after reset	
SECAM	0	no SECAM encoding; default after reset	
	1	SECAM encoding activated	
YGS	0	luminance gain for white – black 100 IRE; default after reset	
	1	luminance gain for white – black 92.5 IRE including 7.5 IRE set-up of black	
INPI	0	PAL switch phase is nominal; default after reset	
	1	PAL switch phase is inverted compared to nominal	
DOWNA	0	DACs for CVBS, Y and C in normal operational mode; default after reset	
	1	DACs for CVBS, Y and C forced to lowest output voltage	
DOWNB	0	DACs for R, G and B in normal operational mode; default after reset	
	1	DACs for R, G and B forced to lowest output voltage	

Digital Video Encoder (EURO-DENC2)

SAA7182A; SAA7183A

Table 19 Subaddress 62A

DATA BYTE	LOGIC LEVEL	DESCRIPTION
RTCE	0	no real time control of generated subcarrier frequency
	1	real time control of generated subcarrier frequency through SAA7151B or SAA7111 (timing see Fig.18)

Table 20 Subaddress 62B

DATA BYTE	DESCRIPTION	CONDITIONS	REMARKS
BSTA	amplitude of colour burst; input representation in	white-to-black = 92.5 IRE; burst = 40 IRE; NTSC encoding	
	accordance with	BSTA = 0 to $1.25 \times \text{nominal}^{(1)}$	
	"CCIR 601"	white-to-black = 92.5 IRE; burst = 40 IRE; PAL encoding	
		BSTA = 0 to $1.76 \times \text{nominal}^{(2)}$	
		white-to-black = 100 IRE; burst = 43 IRE; NTSC encoding	
		BSTA = 0 to $1.20 \times \text{nominal}^{(3)}$	
		white-to-black = 100 IRE; burst = 43 IRE; PAL encoding	
		BSTA = 0 to $1.67 \times \text{nominal}^{(4)}$	
	fixed burst amplitude with S	SECAM encoding	

Notes

1. Recommended value: BSTA = 102 (66H).

2. Recommended value: BSTA = 72 (48H).

3. Recommended value: BSTA = 106 (6AH).

4. Recommended value: BSTA = 75 (4BH).

Table 21 Subaddress 63 to 66 (four bytes to program subcarrier frequency)

DATA BYTE	DESCRIPTION	CONDITIONS	REMARKS
FSC0 to FSC3	f _{fsc} = subcarrier frequency (in multiples of line frequency); f _{llc} = clock frequency (in multiples of line frequency)	$FSC = round \left(\frac{f_{fsc}}{f_{IIc}} \times 2^{32} \right)$ see note 1	FSC3 = most significant byte FSC0 = least significant byte

Note

1. Examples:

a) NTSC-M: f_{fsc} = 227.5, f_{llc} = 1716 \rightarrow FSC = 569408543 (21F07C1FH).

b) PAL-B/G: $f_{fsc} = 283.7516$, $f_{llc} = 1728 \rightarrow FSC = 705268427$ (2A098ACBH).

c) SECAM: f_{fsc} = 274.304, f_{llc} = 1728 \rightarrow FSC = 681786290 (28A33BB2H).

Digital Video Encoder (EURO-DENC2)

SAA7182A; SAA7183A

Table 22 Subaddress 67 to 6A

DATA BYTE(1)	DESCRIPTION		
L21O0	first byte of captioning data, odd field		
L21O1	second byte of captioning data, odd field		
L21E0	first byte of extended data, even field		
L21E1	second byte of extended data, even field		

Note

1. LSBs of the respective bytes are encoded immediately after run-in and framing code, the MSBs of the respective bytes have to carry the parity bit, in accordance with the definition of Line 21 encoding format.

Table 23 Subaddress 6B

DATA BYTE	LOGIC LEVEL	DESCRIPTION
PRCV2	0	polarity of RCV2 as output is active HIGH, rising edge is taken when input, respectively; default after reset
	1	polarity of RCV2 as output is active LOW, falling edge is taken when input, respectively
ORCV2	0	pin RCV2 is switched to input; default after reset
	1	pin RCV2 is switched to output
CBLF	0	if ORCV2 = HIGH, pin RCV2 provides an HREF signal (Horizontal Reference pulse that is defined by RCV2S and RCV2E, also during vertical blanking Interval); default after reset
		if ORCV2 = LOW and bit SYMP = LOW, signal input to RCV2 is used for horizontal synchronization only (if TRCV2 = 1); default after reset
	1	if ORCV2 = HIGH, pin RCV2 provides a 'Composite-Blanking-Not' signal, this is a reference pulse that is defined by RCV2S and RCV2E, excluding Vertical Blanking Interval, which is defined by FAL and LAL
		if ORCV2 = LOW and bit SYMP = LOW, signal input to RCV2 is used for horizontal synchronization (if TRCV2 = 1) and as an internal blanking signal
PRCV1	0	polarity of RCV1 as output is active HIGH, rising edge is taken when input; default after reset
	1	polarity of RCV1 as output is active LOW, falling edge is taken when input
ORCV1	0	pin RCV1 is switched to input; default after reset
	1	pin RCV1 is switched to output
TRCV2	0	horizontal synchronization is taken from RCV1 port (at bit SYMP = LOW) or from decoded frame sync of <i>CCIR</i> 656 input (at bit SYMP = HIGH); default after reset
	1	horizontal synchronization is taken from RCV2 port (at bit SYMP = LOW)
SRCV1	_	defines signal type on pin RCV1; see Table 24

Digital Video Encoder (EURO-DENC2)

SAA7182A; SAA7183A

Table 24 Logic levels and function of SRCV1

DATA BYTE		AS OUTDUT	A C INDUIT	FUNCTION
SRCV11	SRCV10	AS OUTPUT	AS INPUT	FUNCTION
0	0	VS	VS	vertical sync each field; default after reset
0	1	FS	FS	frame sync (odd/even)
1	0	FSEQ	FSEQ	field sequence, vertical sync every fourth field (PAL = 0), eighth field (PAL = 1) or twelfth field (SECAM = 1)
1	1	not applicable	not applicable	-

Table 25 Subaddress 6C and 6D

DATA BYTE	DESCRIPTION
HTRIG	sets the horizontal trigger phase related to signal on RCV1 or RCV2 input
	values above 1715 (FISE = 1) or 1727 (FISE = 0) are not allowed
	increasing HTRIG decreases delays of all internally generated timing signals
	reference mark: analog output horizontal sync (leading slope) coincides with active edge of RCV used for triggering at HTRIG = tbf (tbf)

Table 26 Subaddress 6D

DATA BYTE	LOGIC LEVEL	DESCRIPTION
VTRIG	_	sets the vertical trigger phase related to signal on RCV1 input
		increasing VTRIG decreases delays of all internally generated timing signals, measured in half lines
		variation range of VTRIG = 0 to 31 (1FH)

Table 27 Subaddress 6E

DATA BYTE	LOGIC LEVEL	DESCRIPTION
SBLBN	0	vertical blanking is defined by programming of FAL and LAL; default after reset
	1	vertical blanking is forced in accordance with "CCIR 624" (50 Hz) or RS170A (60 Hz)
PHRES	_	selects the phase reset mode of the colour subcarrier generator; see Table 28
FLC	-	field length control; see Table 29

Table 28 Logic levels and function of PHRES

DATA BYTE		FUNCTION	
PHRES1	PHRES0	FUNCTION	
0	0	no reset or reset via RTCI from SAA7111 if bit RTCE = 1; default after reset	
0	1	reset every two lines or SECAM-specific if bit SECAM = 1	
1	0	reset every eight fields	
1	1	reset every four fields	

Digital Video Encoder (EURO-DENC2)

SAA7182A; SAA7183A

Table 29 Logic levels and function of FLC

DATA BYTE		FUNCTION	
FLC1	FLC0	FUNCTION	
0	0	interlaced 312.5 lines/field at 50 Hz, 262.5 lines/field at 60 Hz; default after reset	
0	1	non-interlaced 312 lines/field at 50 Hz, 262 lines/field at 60 Hz	
1	0	non-interlaced 313 lines/field at 50 Hz, 263 lines/field at 60 Hz	
1	1	non-interlaced 313 lines/field at 50 Hz, 263 lines/field at 60 Hz	

Table 30 Subaddress 6F

DATA BYTE	LOGIC LEVEL	DESCRIPTION	
CCEN	_	enables individual Line 21 encoding; see Table 31	
TTXEN	0	disables teletext insertion	
	1	enables teletext insertion	
SCCLN	_	selects the actual line, where closed caption or extended data are encoded	
		line = (SCCLN + 4) for M-systems	
		line = (SCCLN + 1) for other systems	

Table 31 Logic levels and function of CCEN

DATA BYTE		EUNCTION		
CCEN1	CCEN0	FUNCTION		
0	0	Line 21 encoding off		
0	1	enables encoding in field 1 (odd)		
1	0	enables encoding in field 2 (even)		
1	1	enables encoding in both fields		

Table 32 Subaddress 70 to 72

DATA BYTE	DESCRIPTION		
RCV2S	start of output signal on RCV2 pin values above 1715 (FISE = 1) or 1727 (FISE = 0) are not allowed		
	first active pixel at analog outputs (corresponding input pixel coinciding with RCV2) at RCV2S = tbfH (tbfH)		
RCV2E	end of output signal on RCV2 pin values above 1715 (FISE = 1) or 1727 (FISE = 0) are not allowed		
	last active pixel at analog outputs (corresponding input pixel coinciding with RCV2) at RCV2E = tbfH (tbfH)		

Digital Video Encoder (EURO-DENC2)

SAA7182A; SAA7183A

Table 33 Subaddress 73 to 75

DATA BYTE	DESCRIPTION	
TTXHS	art of signal on pin TTXRQ (standard for 50 Hz field rate = tbf)	
	values above 1715 (FISE = 1) or 1727 (FISE = 0) are not allowed	
TTXHE	end of signal on pin TTXRQ (standard for 50 Hz field rate = TTXHS + 1402)	
	values above 1715 (FISE = 1) or 1727 (FISE = 0) are not allowed	

Table 34 Subaddress 76, 77 and 7C

DATA BYTE	DESCRIPTION		
TTXOVS	first line of occurrence of signal on pin TTXRQ in odd field = TTXOVS + 1 (50 Hz field rate)		
TTXOVE	last line of occurrence of signal on pin TTXRQ in odd field = TTXOVE (50 Hz field rate)		

Table 35 Subaddress 78, 79 and 7C

DATA BYTE	DESCRIPTION		
TTXEVS	first line of occurrence of signal on pin TTXRQ in even field = TTXEVS + 1 (50 Hz field rate)		
TTXEVE	last line of occurrence of signal on pin TTXRQ in even field = TTXEVE (50 Hz field rate)		

Table 36 Subaddress 7A to 7C

DATA BYTE	DESCRIPTION		
FAL	rst active line = FAL + 4 for M-systems, = FAL + 1 for other systems, measured in lines		
	FAL = 0 coincides with the first field synchronization pulse		
LAL	ast active line = LAL + 3 for M-systems, = LAL for other system, measured in lines		
	LAL = 0 coincides with the first field synchronization pulse		

Table 37 Subaddress 7A to 7C

DATA BYTE	DESCRIPTION
LINE	individual lines in both fields (PAL counting) can be disabled for insertion of teletext by the respective bits, disabled line = LINExx (50 Hz field rate)
	this bit mask is effective only, if the lines are enabled by TTXOVS/TTXOVE and TTXEVS/TTXEVE

SUBADDRESSES

In subaddresses 5B, 5C, 5D, 5E and 62 all IRE values are rounded up.

Digital Video Encoder (EURO-DENC2)

SAA7182A; SAA7183A

Slave Transmitter

Table 38 Slave transmitter (slave address 89H or 8DH)


REGISTER	SUBADDRESS	DATA BYTE							
FUNCTION		D7	D6	D5	D4	D3	D2	D1	D0
Status byte	_	VER2	VER1	VER0	CCRDO	CCRDE	0	FSEQ	O_E


Table 39 No subaddress

DATA BYTE	LOGIC LEVEL	DESCRIPTION		
VER	_	Persion identification of the device. It will be changed with all versions of the IC that have different programming models. Current Version is 001 binary.		
CCRDO	1	Closed caption bytes of the odd field have been encoded.		
	0	e bit is reset after information has been written to the subaddresses 67 and 68. set immediately after the data has been encoded.		
CCRDE	1	Closed caption bytes of the even field have been encoded.		
The bit is reset after information has been written to the subaddr lt is set immediately after the data has been encoded.		The bit is reset after information has been written to the subaddresses 69 and 6A. It is set immediately after the data has been encoded.		
FSEQ	1	During first field of a sequence (repetition rate: NTSC = 4 fields, PAL = 8 fields, BECAM = 12 fields.		
	0	Not first field of a sequence.		
O_E	1	During even field.		
	0	During odd field.		

Digital Video Encoder (EURO-DENC2)


SAA7182A; SAA7183A






Digital Video Encoder (EURO-DENC2)


SAA7182A; SAA7183A






Digital Video Encoder (EURO-DENC2)


SAA7182A; SAA7183A






Digital Video Encoder (EURO-DENC2)


SAA7182A; SAA7183A






Digital Video Encoder (EURO-DENC2)

SAA7182A; SAA7183A





SAA7182A; SAA7183A

CHARACTERISTICS

 $V_{DDD(3)} = 3.0$ to 3.6 V; $V_{DDD(5)} = 4.75$ to 5.25 V; $T_{amb} = 0$ to +70 °C; unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
Supply			•		!
V _{DDA(3)}	analog supply voltage (3.3 V)		3.1	3.5	V
V _{DDD(3)}	digital supply voltage (3.3 V)		3.0	3.6	V
V _{DDD(5)}	digital supply voltage (5 V)		4.75	5.25	V
I _{DDA}	analog supply current	note 1	_	110	mA
I _{DDD(3)}	digital supply current (3.3 V)	note 1	_	80	mA
I _{DDD(5)}	digital supply current (5 V)	note 1	_	10	mA
Inputs					
V _{IL}	LOW level input voltage (except SDA, SCL, AP, SP and XTALI)		-0.5	+0.8	V
V _{IH}	HIGH level input voltage (except LLC, SDA, SCL, AP, SP and XTALI)		2.0	$V_{DDD(5)} + 0.5$	V
	HIGH level input voltage (LLC)		2.4	$V_{DDD(5)} + 0.5$	V
ILI	input leakage current		_	1	μΑ
C _i	input capacitance	clocks	_	10	pF
		data	_	8	pF
		I/Os at high impedance	_	8	pF
Outputs				•	•
V _{OL}	LOW level output voltage (except SDA and XTALO)	note 2	0	0.6	V
V _{OH}	HIGH level output voltage (except LLC, SDA, and XTALO)	note 2	2.4	$V_{DDD(5)} + 0.5$	V
	HIGH level output voltage (LLC)	note 2	2.6	$V_{DDD(5)} + 0.5$	V
I ² C-bus; S	DA and SCL		'	, ,	
V _{IL}	LOW level input voltage		-0.5	+1.5	V
V _{IH}	HIGH level input voltage		3.0	V _{DDD(5)} + 0.5	
l _i	input current	V _i = LOW or HIGH	-10	+10	μΑ
V _{OL}	LOW level output voltage (SDA)	I _{OL} = 3 mA	_	0.4	V
I _o	output current	during acknowledge	3	-	mA
Clock timi			1		
T _{LLC}	cycle time	note 3	34	41	ns
δ	duty factor t _{HIGH} /T _{LLC}	note 4	40	60	%
t _r	rise time	note 3	_	5	ns
t _f	fall time	note 3	_	6	ns
Input timin		1	1		l
t _{SU;DAT}	input data set-up time (any other except CDIR, SCL, SDA, RESET, AP and SP)		6	_	ns
t _{HD;DAT}	input data hold time (any other except CDIR, SCL, SDA, RESET, AP and SP)		3	-	ns

Digital Video Encoder (EURO-DENC2)

SAA7182A; SAA7183A


SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
Crystal osc	cillator			!	_!
f _n	nominal frequency (usually 27 MHz)	3rd harmonic	_	30	MHz
$\Delta f/f_n$	permissible deviation of nominal frequency	note 5	-50	+50	10-6
CRYSTAL SP	ECIFICATION	•			
T _{amb}	operating ambient temperature		0	70	°C
C _L	load capacitance		8	_	pF
R _S	series resistance		_	80	Ω
C ₁	motional capacitance (typical)		1.5 –20%	1.5 +20%	fF
C ₀	parallel capacitance (typical)		3.5 –20%	3.5 +20%	pF
Data and re	eference signal output timing	•			
C _L	output load capacitance		7.5	40	pF
t _h	output hold time		4	_	ns
t _d	output delay time		_	25	ns
CHROMA,	Y, CVBS and RGB outputs	•			
V _{o(p-p)}	output signal voltage (peak-to-peak value)	note 6	1.35	1.45	V
R _{int}	internal serial resistance		1	3	Ω
R _L	output load resistance		75	300	Ω
В	output signal bandwidth of DACs	−3 dB	10	_	MHz
ILE	LF integral linearity error of DACs		_	±2	LSB
DLE	LF differential linearity error of DACs		_	±1	LSB


Notes

- 1. At maximum supply voltage with highly active input signals.
- 2. The levels have to be measured with load circuits of 1.2 k Ω to 3.0 V (standard TTL load) and C_L = 25 pF.
- 3. The data is for both input and output direction.
- 4. With LLC in input mode. In output mode, with a crystal connected to XTALO/XTALI duty factor is typically 50%.
- 5. If an internal oscillator is used, crystal deviation of nominal frequency is directly proportional to the deviation of subcarrier frequency and line/field frequency.
- 6. For full digital range, without load, $V_{DDA} = 3.3 \text{ V}$. The typical voltage swing is 1.4 V, the typical minimum output voltage (digital zero at DAC) is 0.2 V.

Digital Video Encoder (EURO-DENC2)


SAA7182A; SAA7183A





Digital Video Encoder (EURO-DENC2)

SAA7182A; SAA7183A




The data demultiplexing phase is coupled to the internal horizontal phase.

The CREF signal applies only for the 16 line digital TV format, because these signals are only valid in 13.5 MHz.

The phase of the RCV2 signal is programmed to tbf (tbf for 50 Hz) in this example in output mode (RCV2S).

Fig.17 Digital TV timing.



Digital Video Encoder (EURO-DENC2)

SAA7182A; SAA7183A

Teletext timing

Time t_{FD} is the time needed to interpolate input data TTX and inserting it into the CVBS and Y output signal, such that it appears at $t_{TTX} = 10.2 \,\mu s$ after the leading edge of the horizontal synchronization pulse.

Time t_{PD} is the pipeline delay time introduced by the source that is gated by TTXRQ in order to deliver TTX data

Since the pulse representing the TTXRQ signal is fully programmable in duration and rising/falling edges (TTXHS and TTXHE), the TTX data is always inserted at the correct position of 10.2 μs after the leading edge of outgoing horizontal synchronization pulse.

Time t_{TTXWin} is the internally used insertion window for TTX data; it has a constant length that allows insertion of 360 teletext bits (maximum) at a text data rate of 6.9375 Mbits/s. The insertion window is not opened if the control bit TTXEN is zero.


TELETEXT PROTOCOL

The frequency relationship between TTX bit clock and the system clock LLC for 50 Hz field rate is given by the relationship of line frequency multiples, which means 1728/444.

Thus 37 TTX bits correspond to 144 LLC clocks, each bit has a duration of nearly 4 LLC clocks. The chip-internal sequencer and variable phase interpolation filter minimizes the phase jitter, and thus generates a bandwidth limited signal, which is digital-to-analog converted for the CVBS and Y outputs.


At the TTX input, bit duration scheme repeats after 37 TTX bits or 144 LLC clocks. The protocol demands that TXX bits 10, 19, 28 and 37 are carried by three LLC samples, all others by four LLC samples. After a cycle of 37 TTX bits, the next bits with three LLC samples are bits 47, 56, 65 and 74; this scheme holds for all succeeding cycles of 37 TTX bits, until 360 TTX bits (including 16 run-in bits) are completed. For every additional line with TTX data, the bit duration scheme starts in the same way.

Using appropriate programming, all suitable lines of the odd field (TTXOVS and TTXOVE) plus all suitable lines of the even field (TTXEVS and TTXEVE) can be used for teletext insertion.




SAA7182A; SAA7183A

APPLICATION INFORMATION



SAA7182A; SAA7183A



Digital Video Encoder (EURO-DENC2)

SAA7182A; SAA7183A

Analog output voltages

The analog output voltages are dependent on the open loop voltage of the operational amplifiers for full-scale conversion (typical value 1.4 V), the internal series resistor (typical value 2 Ω), the external series resistor and the external load impedance.

The digital output signals in front of the DACs under nominal conditions occupy different conversion ranges, as indicated in Table 40 for a $^{100}\!/_{100}$ colour bar signal.

Values for the external series resistors result from a 75 Ω load (see Figs 20 and 21).

The analog inputs RI, GI, and BI are shifted first by an offset of 0.16 V (typical value), followed by an amplification of 1.72 (typical value). For an input voltage of 0 to 0.7 V an open loop output voltage of 0.28 to 1.48 V is achieved, resulting in $V_{\rm o}$ = 0.86 V (p-p) with an internal series resistor of 2 Ω , an external series resistor of 27 Ω at a 75 Ω load impedance.

Table 40 Digital output signals conversion range


CONVERSION RANGE (peak-to-peak					
CVBS, SYNC TIP-TO-PEAK CARRIER (digits)	Y (VBS) SYNC TIP-TO-WHITE (digits)	RGB (Y) BLACK-TO-WHITE AT GDY = GDC = −6 (digits)			
1023	888	712			

SAA7182A; SAA7183A

PACKAGE OUTLINES

PLCC84: plastic leaded chip carrier; 84 leads

SOT189-2



Note


1. Plastic or metal protrusions of 0.01 inches maximum per side are not included.

OUTLINE			REFER	EUROPEAN	ISSUE DATE			
	VERSION	IEC	JEDEC	EIAJ		PROJECTION	ISSUL DATE	
	SOT189-2						92-11-17 95-03-11	

SAA7182A; SAA7183A

QFP80: plastic quad flat package; 80 leads (lead length 1.95 mm); body 14 x 20 x 2.8 mm

SOT318-2



DIMENSIONS (mm are the original dimensions)

	•			5		,														
UNIT	A max.	A ₁	A ₂	A ₃	bp	С	D ⁽¹⁾	E ⁽¹⁾	е	H _D	HE	L	Lp	Q	v	w	у	Z _D ⁽¹⁾	Z _E ⁽¹⁾	θ
mm	3.2	0.25 0.05	2.90 2.65	0.25	0.45 0.30	0.25 0.14	20.1 19.9	14.1 13.9	0.8	24.2 23.6	18.2 17.6	1.95	1.0 0.6	1.4 1.2	0.2	0.2	0.1	1.0 0.6	1.2 0.8	7° 0°

Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ISSUE DATE			
VERSION	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE	
SOT318-2						-92-12-15- 95-02-04	

Digital Video Encoder (EURO-DENC2)

SAA7182A; SAA7183A

SOLDERING

Introduction

There is no soldering method that is ideal for all IC packages. Wave soldering is often preferred when through-hole and surface mounted components are mixed on one printed-circuit board. However, wave soldering is not always suitable for surface mounted ICs, or for printed-circuits with high population densities. In these situations reflow soldering is often used.

This text gives a very brief insight to a complex technology. A more in-depth account of soldering ICs can be found in our "IC Package Databook" (order code 9398 652 90011).

Reflow soldering

Reflow soldering techniques are suitable for all PLCC and QFP packages.

The choice of heating method may be influenced by larger PLCC or QFP packages (44 leads, or more). If infrared or vapour phase heating is used and the large packages are not absolutely dry (less than 0.1% moisture content by weight), vaporization of the small amount of moisture in them can cause cracking of the plastic body. For more information, refer to the Drypack chapter in our "Quality Reference Handbook" (order code 9397 750 00192).

Reflow soldering requires solder paste (a suspension of fine solder particles, flux and binding agent) to be applied to the printed-circuit board by screen printing, stencilling or pressure-syringe dispensing before package placement.

Several techniques exist for reflowing; for example, thermal conduction by heated belt. Dwell times vary between 50 and 300 seconds depending on heating method. Typical reflow temperatures range from 215 to 250 °C.

Preheating is necessary to dry the paste and evaporate the binding agent. Preheating duration: 45 minutes at 45 °C.

Wave soldering

PLCC

Wave soldering techniques can be used for all PLCC packages if the following conditions are observed:

- A double-wave (a turbulent wave with high upward pressure followed by a smooth laminar wave) soldering technique should be used.
- The longitudinal axis of the package footprint must be parallel to the solder flow.

 The package footprint must incorporate solder thieves at the downstream corners.

QFP

Wave soldering is **not** recommended for QFP packages. This is because of the likelihood of solder bridging due to closely-spaced leads and the possibility of incomplete solder penetration in multi-lead devices.

If wave soldering cannot be avoided, the following conditions must be observed:

- A double-wave (a turbulent wave with high upward pressure followed by a smooth laminar wave) soldering technique should be used.
- The footprint must be at an angle of 45° to the board direction and must incorporate solder thieves downstream and at the side corners.

Even with these conditions, do not consider wave soldering the following packages: QFP52 (SOT379-1), QFP100 (SOT317-1), QFP100 (SOT317-2), QFP100 (SOT382-1) or QFP160 (SOT322-1).

METHOD (PLCC AND QFP)

During placement and before soldering, the package must be fixed with a droplet of adhesive. The adhesive can be applied by screen printing, pin transfer or syringe dispensing. The package can be soldered after the adhesive is cured.

Maximum permissible solder temperature is 260 °C, and maximum duration of package immersion in solder is 10 seconds, if cooled to less than 150 °C within 6 seconds. Typical dwell time is 4 seconds at 250 °C.

A mildly-activated flux will eliminate the need for removal of corrosive residues in most applications.

Repairing soldered joints

Fix the component by first soldering two diagonally-opposite end leads. Use only a low voltage soldering iron (less than 24 V) applied to the flat part of the lead. Contact time must be limited to 10 seconds at up to 300 $^{\circ}$ C. When using a dedicated tool, all other leads can be soldered in one operation within 2 to 5 seconds between 270 and 320 $^{\circ}$ C.

Digital Video Encoder (EURO-DENC2)

SAA7182A; SAA7183A

DEFINITIONS

Data sheet status	
Objective specification	This data sheet contains target or goal specifications for product development.
Preliminary specification	This data sheet contains preliminary data; supplementary data may be published later.
Product specification	This data sheet contains final product specifications.
Limiting values	

Limiting values

Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information

Where application information is given, it is advisory and does not form part of the specification.

LIFE SUPPORT APPLICATIONS

These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such improper use or sale.

PURCHASE OF PHILIPS I2C COMPONENTS



Purchase of Philips I^2C components conveys a license under the Philips' I^2C patent to use the components in the I^2C system provided the system conforms to the I^2C specification defined by Philips. This specification can be ordered using the code 9398 393 40011.